
Early Careers Physical Design Engineer (m/f/d)
Early Careers Physical Design Engineer (m/f/d)

Apple Inc.
Computer-Hardware
- München
- Vollzeit
- 50.000 € – 74.000 € (von XING geschätzt)
Vor Ort

Early Careers Physical Design Engineer (m/f/d)
Über diesen Job
Early Careers Physical Design Engineer (m/f/d)
Munich, Bavaria-Bayern, Germany
Hardware
Role Number:
200599596
Imagine what you could do here. At Apple, new insights have a way of becoming phenomenal products very quickly. There's no telling what you could accomplish at Apple. As Physical Design Engineer, you will take part in the large scale physical design cycle from netlist to tape-out, including full flow of back-end implementation and verification always meeting schedule and design goals.
By now the industry is accustomed to Apple taping out the SoCs for our various products at a rigorous pace. In order to achieve this, our world-class design processes are driven by our outstanding Physical Design engineers. Are you ready to join some of the world's leading engineers, and help us deliver the next generation of ground-breaking Apple products?
Description
As a member of our Physical Design team in this highly transparent role, you will directly own implementation of design partition(s) (netlist to delivery of our final GDS) for a highly complex SoC utilizing state of the art process technology.
Responsibilities include especially, but are not limited to: You are going to own block level PnR, floor-planning, clock and power distribution. You will get involved with static timing closure with commercial tools. You will do power and noise analysis (EM / IR-Drop / Xtalk) as well as layout verification (DRC / LVS). You will be developing and validating high performance low power clock network guidelines. With phenomenal focus you will resolve design and flow issues related to physical design, and identify potential solutions whilst driving execution. You know what documentation should look like, and will help with guidelines and specs.
Minimum Qualifications
- Understanding of hierarchical design approach, top-down design, and timing and physical convergence.
- Understanding of static-timing analysis, know-how in clock/power distribution and analysis, as well as RC extraction and correlation.
- Experience with Place & Route ('PnR') tools available today (Synopsys /Cadence) is beneficial
- Experience with SoC practices such as multiple voltage and clock domains, integration of mixed-signal IPs & I/O integration.
- Experience with scripting and programming in Perl, TCL and/or Make.
- Ability to fluently speak and write in English
- Excellent communication skills, and like the rest of us here at Apple, you love working in an open and multi-cultural environment