Triveni Tammu

Angestellt, Seniro ASIC Verification Engineer, Qualcomm India Pvt Ltd

Bangalore, Indien

Fähigkeiten und Kenntnisse

Verilog
system verilog
uvm
assertion
coverage
perl
python
c

Werdegang

Berufserfahrung von Triveni Tammu

  • Bis heute 2 Jahre und 2 Monate, seit Mai 2022

    Seniro ASIC Verification Engineer

    Qualcomm India Pvt Ltd

XING Mitglieder mit ähnlichen Profilangaben

Heenakousar Nadaf

SOC Design Engineer

Bremen

THEERTHARAMESHA LAKSHMIDEVARAHALLI CHANDRASHEKAR

Member of Technical Staff

Bangalore

Padmaprasad Boopal

Senior Consultant - FPGA Design

Heimsheim

Jiong Ou

System IC Architect

Heilbronn

Teja Singh

senior Design Verification Engineer

Bengaluru

Phani Venkata Satya Sathvik Kadamati

Masters in Automation and Robotics

Stuttgart

Somkiat Noivilai

Elektrotechnik & Informationstechnik

Wassertrüdingen

rahul gupta

ASIC FPGA Engineer

Gurgaon

Ivi Prifti

FPGA Entwicklungsingenieur

Reutlingen

Leela Thimmaiah

Design Verification Engineer

Regensburg

Sethupathy Balakrishnan

ASIC-Techniker

Tiruchirappalli

Mohammed Samiyan Mulla

Design Verification Engineer

Bangalore

Tim Leuchter

Manager Design Engineering

München

Muhammad Asrar Alam

System Engineer

Witten

Markus Hopfner

Lead Principal Concept Engineer

Neubiberg

Abhishek Raj

---

Bengaluru

Sushma Shetty

Micro systems, Electronical Engineer

Achim

Robert Schmidt

Projektingenieur

Erfurt

Himanshu Sharma

Research Associate

Ilmenau

Raviteja Eranna Golla

Artificial Intelligence for Smart Sensors and Actuators

Chemnitz

21 Mio. XING Mitglieder, von A bis Z

Nachname:

ABCDEFGHIJKLMNOP
QRSTUVWXYZ