Dr. Paul Muller

Angestellt, RFID Business Unit Manager, EM Microelectronic

Marin-Epagnier, Schweiz

Fähigkeiten und Kenntnisse

Team leadership
Business Development
Technical Marketing
Organizational Development
Product Management
Management
Change Management
Accountability
Radio Frequency Identification (RFID)
RFID
Wireless
RF IC design
Project Management
Cellular Communications
Wireless Sensor Networks
4G
LTE
5G
Consumer Electronics

Werdegang

Berufserfahrung von Paul Muller

  • Bis heute 7 Jahre, seit Juni 2017

    SC 23/TC 19/WG 3 Member

    ISO - International Organization for Standardization

    Animal Identification Workgroup Member

  • Bis heute 7 Jahre und 2 Monate, seit Apr. 2017

    RFID Business Unit Manager

    EM Microelectronic

    Business Unit Manager with full BU P&L responsibility for a team of 25+ engineers, project and product managers. Ownership of RFID business strategy, technical marketing, product definition, execution throughout the product lifecycle including development, go-to-market strategy and sales support. Project lines include LF, UHF #RAIN RFID and our unique #RAINFC dual-frequency products.

  • Bis heute 7 Jahre und 3 Monate, seit März 2017

    Chair Smart Products Workgroup

    RAIN Alliance

  • 1 Jahr und 10 Monate, Sep. 2016 - Juni 2018

    Part-time Lecturer

    EPFL

    RFIC Design - time to start giving back

  • 2017 - 2018

    Lecturer

    MEAD Education

  • 2 Jahre und 3 Monate, Jan. 2015 - März 2017

    BU Technical Leader RFID

    EM Microelectronic

    Technical leadership (20+ people across three sites) for LF and UHF RFID product lines including design, layout, project management, test engineering, product support and FAEs

  • 4 Jahre und 11 Monate, Feb. 2010 - Dez. 2014

    Senior Technical Manager RF Design

    Mediatek

    2014 - 2014 Senior Technical Manager RF Design 2010 - 2013 Senior Staff RFIC Design Engineer Projects: * Transmit path design team leader for next-generation cellular transceiver * Receiver design team leader for Mediatek's first 3.75G/HSPA+ transceiver MT6280, a single-chip DC-HSUPA thin-modem SoC with receive diversity * Receiver design & transceiver verification leader for 2G/TD-SCDMA transceiver MT6163

  • 3 Jahre und 5 Monate, Aug. 2006 - Dez. 2009

    Senior Mixed-Signal IC Design Engineer

    Marvell

    Design of analog baseband circuits and data converters for highly integrated wireless transceivers (WiFi/WiMax, FM, GPS) in advanced CMOS technologies. In particular contribution to Marvell's 55nm Avastar multi-radio connectivity product line including 88W8787, 88W8788 and 88W8790: http://www.linleygroup.com/newsletters/newsletter_detail.php?num=683

  • 4 Jahre und 1 Monat, Juli 2002 - Juli 2006

    Research Assistant

    EPFL
  • 3 Jahre und 3 Monate, Apr. 1999 - Juni 2002

    Mixed-Signal IC Design Engineer

    Xemics

Ausbildung von Paul Muller

  • 2013 - 2013

    Management

    Hemsley-Fraser

    Fast-Track to Successful People Management and Team Leadership

  • 4 Jahre und 1 Monat, Juli 2002 - Juli 2006

    Electrical Engineering

    Ecole Polytechnique Fédérale de Lausanne

  • 4 Jahre und 6 Monate, Okt. 1994 - März 1999

    Electrical Engineering

    Ecole Polytechnique Fédérale de Lausanne

Sprachen

  • Deutsch

    Muttersprache

  • Englisch

    Muttersprache

  • Französisch

    Muttersprache

  • Luxembourgish

    -

21 Mio. XING Mitglieder, von A bis Z